

Fig 1

Transmit 201

Receive 202




Fig 2

Physical Layer

230




Fig 3






Fig 4


payload 511



570




520



address + 4

F. 35



F. 86




Fig 7




Fig 8

Handwritten text at the top of the page, possibly a header or title, which is mostly illegible due to blurring.



sync + packet type

Fig 9A




FIG. 10

Fig 9B

910




Fig. 9C

~~1001~~




Fig 10




Fig 11




Fig 12




Fig 13




Fig 14




Fig 15

16 30 16 32 16 33 16 34

Switch Network






Fig 16



Preserving Packet Order w/ Transaction



No Packet or Transaction Ordering

Fig 17




Fig 18





Fig 19A


1901

host 1901



F-8 19B

~~SECRET~~



19C

8b Code	9 bit symbol
0000 0000	101010101
0000 0001	101010100
0000 0010	101010111
⋮	
0101 0101	001010101
⋮	
0111 0110	001110110
0111 0111	100100010
⋮	
1111 1111	110101010

Fig 20

[illegible]

Block
Disparity
+ 4

Symbol

101010101

Altanady Bit Investin

Symbol 2

01117

Bit Inverter

1000 1001 01010 1000 001010101

Symbol³

001110110101010111

h symbols

01010101

$$\vec{F} \propto \frac{1}{r^2}$$

FIG. 21B is a schematic diagram of a programmable block size.




Fig 21B




Fig 21C




Fig 22




Fig 23




Fig 24




Fig 25




Fig 26




Fig 27




Fig 28




Fig 29

Multiport Memory Device 3000




Fig 30

Physical Layer




Fig 31